High-performance Multi-queue Buffers For VLSI Communication Switches (Report. University Of California, Los Angeles. Computer Science Dept)

By Yuval Tamir

Richard Diaz | Papers - Academia.edu -
Richard Diaz studies for the dynamically allocated multi-queue The proposed implementation provides a high-performance solution to buffered communication

Pipelined Memory Shared Buffer for VLSI Switches -
Department of Computer Science. high performance distributed computing When very large scale integration (VLSI)

CiteSeerX High Performance multi-queue buffers -
High Performance multi-queue buffers for VLSI communication switches (1988)

Proceedings of the 17th Conference on Advanced -
Pipelined Multi-Queue Management in a VLSI ATM Switch Kestrel is a high-performance The Hierarchical Multi-Bank DRAM: A High-Performance Architecture

Hardware support for high-priority traffic in VLSI -
High-performance multi-queue buffers for VLSI communication switches. Proc. 15th Annual Internationa l Symposium on Computer Architecture, Honolulu, HI

High-performance multi-queue buffers for VLSI -
High-performance multi-queue buffers for VLSI communication switches (Report. University of California, Los Angeles. Computer Science Dept) [Yuval Tamir] on Amazon

Richard Diaz - Academia.edu -
Richard Diaz studies for the dynamically allocated multi-queue The proposed implementation provides a high-performance solution to buffered communication

High performance set associative translation -
A fast low power four-way set-associative translation lookaside buffer (TLB) run modern multi-tasking for high-performance and low-power VLSI systems and

Buffer Pool Extension -
added high-performance SAS spindles. Also called buffer cache. The buffer pool is a global resource shared by all databases for their cached data pages.

vlsi | Priya Srinivasan - Academia.edu -
2013 M.E. VLSI DESIGN I TO IV DSP architectural features/alternatives for high performance and leakage performance trade off multi VT

Design and Implementation of High-Speed -
High Performance multi-queue buffers for VLSI allocated multi-queue (DAMQ) buffer, key to the ability of multicomputers to achieve high performance.

Scalable QoS-Aware Memory Controller for High -
Aug 01, 2015 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION Abstract This paper proposes a high-performance the reorder buffer for two output queue

Improving direct-mapped cache performance by the -
Improving direct-mapped cache performance by the addition of

VLSI Computation Lab. (VCL) - UC Davis Department of -
Our goal is to discover and develop novel contributions in high-performance, Multi-core architectures; VLSI DSP on Very Large Scale Integration

High Performance multi-queue buffers for VLSI -
Abstract. Small n n switches are key components of multistage interconnection networks used in multiprocessors as well as in the communication coprocessors used in

Performance Tuning Network Adapters -
Aug 14, 2012 such as receive and send buffers, Following are some performance tuning Set the operating system power management profile to High Performance

IEEE Xplore Abstract - A VLSI self-compacting -
IEEE membership options for an individual and IEEE Xplore for the dynamically allocated multi-queue The proposed implementation provides a high-performance

High- performance multiqueue buffers for VLSI -
High-performance multiqueue buffers for VLSI communication switches - Co mputer Architecture, 1988. Conference Proceedings. 15th Annual Internati onal Symposium on

Patent US8180897 - Apparatus and method for -
An apparatus in one embodiment handles service requests over a network, wherein the network utilizes a protocol. In this aspect, the apparatus includes: a network

Lock-free, Thread Based Log Buffer Implementation, -
Sep 28, 2014 for debugging high performance multi-threaded log buffer implementation, for debugging high performance multi free circular array queue.

Patent US6766381 - VLSI network processor and -
A network processor useful in network switch apparatus and methods of operating such a processor in which data flow handling and flexibility is enhanced by the

Buffer Insertion -
Buffer insertion is an important technique used to achieve timing closure in high performance VLSI designs. As the number of buffers in ASIC designs has increased

dl.acm.org -
dl.acm.org

Multiport and Dual-Port Memory | IDT -
offering the most comprehensive line of high-performance dual-port Multi-port can buffer bus speed Multi-port memories are commonly used as

The Multi- Queue Replacement Algorithm for Second -
High-Performance Computing Overview The Multi-Queue Replacement Algorithm for Second Level Buffer Caches. The Multi-Queue Replacement Algorithm for Second

IEEE 2015 Project List Vlsi - Scribd -
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION only for high performance but also similar performance with half the buffer size of a

A VLSI Self-Compacting Buffer for DAMQ -
for the dynamically allocated multi-queue A VLSI Self-Compacting Buffer for DAMQ Communication The proposed implementation provides a high-performance

Patent US8028115 - File system adapter for -
A file system adapter card that may be plugged into a host computer system for providing hardware-based file system accesses outside the purview of a host operating

Dynamically-allocated multi- queue buffers for -
Communication, Networking Dynamically-allocated multi-queue buffers for VLSI communication switches Full Text Sign-In or Purchase. Sign In

Patent US5541914 - Packet-switched self-routing -
of packet-switched extended generalized-shuffle self-routing multistage interconnection networks provides a continuous performance-cost tradeoff between, on

Design and evaluation of the combined input and -
Computer Science and Packet switches must be able to achieve high the size of the cross point buffers, a distributed input port queue

1.8V LVDS Clock Buffers by IDT: Low-power, High- -
Multi-Queue 3.3V; Sequential Flow-Control Products; Synchronous FIFOs; Memory Interface Products. 1.8V LVDS Clock Buffers by IDT: Low-power, High-performance

thesis+report -
thesis+report - Download as PDF File (.pdf), Text file (.txt) or read online. Scribd is the world's largest social reading and publishing site. Upload. Browse.

Yuval Tamir, Papers and Reports - CS | Computer -
, Fault-Tolerance for High-Performance Multi-Module VLSI Systems of a Multi-Queue Buffer for VLSI Tamir, Performance Optimizations